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A Current Fed Two-Inductor Boost Converter With an
Integrated Magnetic Structure and Passive Lossless
Snubbers for Photovoltaic Module Integrated
Converter Applications
Quan Li, Member, IEEE, and Peter Wolfs, Senior Member, IEEE
Abstract—In this paper, a photovoltaic (PV) module integrated
converter is implemented with a current fed two-inductor boost
converter cascaded with a line frequency unfolder. The current
source is a sinusoidally modulated two-phase buck converter with
an interphase transformer. The boost cell operates at a fixed duty
ratio and has an integrated magnetic structure. The two inductors
and the transformer are integrated into one magnetic core. Passive
lossless snubbers are employed to recover the energy trapped in
the transformer leakage inductance and to minimize the switching
losses. The two-inductor boost converter output interfaces with the
mains via an unfolding stage, where the MOSFETs are driven by
the PV gate drivers. Experimental results are provided for a 100-W
converter developing a single phase 240-V 50-Hz output.
Index Terms—Integrated magnetics, lossless snubber, two-in-
ductor boost converter.
I. INTRODUCTION
TO DATE, three different systems are widely used in grid in-teractive photovoltaic (PV) applications—the centralized
inverter system, the string inverter system, and the ac module
or module integrated converter (MIC) system [1]–[3]. Among
these approaches, MICs provide an attractive means to interface
PV systems with ac distribution networks and have become in-
creasingly popular in recent years [4]. As the MIC is most often
fed from a single PV module, its typical power rating is less
than 500 W [1], [4]. Modules with power ratings between 100
and 200 W are also quite common [5]–[10]. The module can
also be equipped with a maximum power point tracker (MPPT)
[11]–[13]. Key system requirements are compactness, high re-
liability and low cost [6].
The two-inductor boost converter, derived by applying the du-
ality principle to the conventional voltage fed half bridge con-
verter [14], has been previously developed as a dc–dc conver-
sion stage to supply a dc–ac inverter in MIC applications [15].
The converter is shown in Fig. 1. In this arrangement, the voltage
fed two-inductor boost converter generates a constant dc link
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Fig. 1. Voltage fed two-inductor boost converter with an inverter.
and pulsewidth modulation (PWM) must be used in the dc–ac
inversion stage to produce ac waveforms that meet the prevailing
harmonic standards. However, PWM control introduces addi-
tional switching losses and requires additional control circuitry.
Gate drivers for example are more complex.
In order to avoid the penalties associated with a pulse-width
modulated inversion stage, this paper proposes a two-inductor
boost converter, which has a current source supply from a
two-phase buck converter and generates rectified sinusoidal
waveforms on the dc link. This makes it possible to reduce the
output stage inverter to an unfolder using a more straightfor-
ward square-wave control. The proposed topology is shown in
Fig. 2, where the front-end two-phase buck converter functions
as the current source and feeds the two-inductor boost cell
through an auto transformer. The rectification stage of the boost
cell employs a voltage doubler. The unfolder operates at the line
frequency and the switching losses are completely removed.
The paper studies thoroughly the operation of the individual
stages of the converter including the buck, the boost and the
inversion stages. The key features in the individual stages
are also discussed in detail. The theoretical waveforms are
demonstrated to explain the converter operations including the
switching waveforms for the buck and the boost stages, the flux
waveforms in the individual limbs of the integrated magnetic
core and the voltage and current waveforms in the passive
non-dissipative snubbers in the boost cell. Experimental results
of a 100-W converter with 20-V input and 240-V output are
also provided at the end of the paper to confirm the theoretical
analysis.
II. TWO-PHASE BUCK CONVERTER
In a hard-switched voltage fed two-inductor boost converter
shown in Fig. 1, a variable output voltage can be achieved by
0885-8993/$20.00 © 2006 IEEE
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Fig. 2. Current fed two-inductor boost converter with an unfolder.
Fig. 3. Two-inductor boost converter fed from a two-phase synchronous buck converter.
varying the switching duty ratios according to the converter
transfer function given in [14]:
(1)
where and are, respectively, the output and the input
voltage of the two-inductor boost converter, is the transformer
turns ratio and is the duty ratio of the MOSFETs and
.
Because the inductors act as current sources, continuity of
current requires a minimum switch duty ratio of 50%. This re-
sults in a minimum output voltage of twice the input voltage
and obviously zero output voltage cannot be reached. In order
to achieve a zero output voltage, a step-down stage must be
placed before the boost-derived converter. In Fig. 2, a two-phase
buck converter is used to obtain the advantages of higher equiv-
alent switching frequencies without higher switching losses in
the buck converter MOSFETs.
Multiphase converter arrangements have recently been
widely adopted as an efficient approach to parallel multiple
converters to provide high current output [16], [17]. Under
multi-phase operation, the currents with an equal phase shift
are added together and the equivalent input and output ripple
current frequency will be multiplied by the number of the
phases. The converter also has less input and output current
ripples as those in each phase cancel [18]. These benefits ease
the requirement on bulky filter components such as inductors
and capacitors.
The topology shown in Fig. 2 can be further improved by
using synchronous rectifiers as shown in Fig. 3. In Fig. 2, the
conduction loss is higher as it is partly determined by the diode
forward voltage drop. In the synchronous rectifier, the diode
is replaced by the MOSFET. This design is able to largely re-
duce the conduction loss, as the forward resistance of the syn-
chronous MOSFET can be very low [19]. Dead time must be
applied to prevent “shoot-through”. A Schottky diode is placed
in reverse parallel with the synchronous MOSFET in a stan-
dard design to prohibit the load current from flowing through
the body diode during the dead time [20].
The output of the two-phase synchronous buck rectifier is fed
to the two-inductor boost converter through an interphase trans-
former (IPT), with 1:1 turns ratio [21], [33], [22], [23]. The IPT
enables the equivalent switching frequency of the buck stage
to be doubled but not at the cost of a higher switching loss in
the hard-switched buck converter. The use of an IPT does re-
quire current mode control for each phase to ensure good cur-
rent sharing and flux balance. The buck converter output voltage
has an average value of over one high frequency cycle
of
(2)
where is the duty ratio of the buck stage MOSFETs
and and is the input voltage of the converter. is
modulated in a sinusoidal manner as
(3)
where is the mains or the grid frequency.
Although the two-phase synchronous buck converter is highly
efficient, additional semiconductor components and control cir-
cuitry are needed in this design. The design complexity can be
greatly reduced if an integrated switching control chip is em-
ployed. As the additional MOSFETs and diodes in the buck
converter appear on the low voltage side of the system, they
can be easily implemented with compact low-voltage compo-
nents. The cost increase will be minimal with the modern semi-
conductor technology and this can be further justified by the
near-zero switching power loss and the ease in the gate driver
design in the line frequency unfolder. As mentioned before, the
current mode control is a must in the selection of the switching
controller to prevent the IPT from saturation.
III. TWO-INDUCTOR BOOST CELL
As the duty ratio of the two-phase synchronous buck con-
verter is modulated in a sinusoidal manner, the two-inductor
boost cell is able to produce the rectified sinusoidal waveform
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Fig. 4. Theoretical buck and boost stage switching waveforms. (a)
D <50%. (b) D >50%. (T = D T ; T = T ; T =
T + D T ; T = T ; T = T + D T ; T =
3T ; T = 3T +D T ; T = 4T ).
on the dc link with a fixed duty ratio. The transfer function of
the two-inductor boost converter is
(4)
where is the duty ratio of the boost stage MOSFETs
and and is the turns ratio of the transformer . In this
case, is fixed at a value slightly greater than 50%, which
is the best case for device voltage stress.
The switching frequency of the buck stage MOSFETs
and that of the boost stage MOSFETs are respectively se-
lected to be 150 kHz and 75 kHz in the con-
verter design. The theoretical switching waveforms in the buck
and boost stages with above parameters over high frequency cy-
cles are shown in Fig. 4, where and are, respec-
tively, the switching periods of the buck and the boost stages and
2 . Fig. 4(a) and (b), respectively, shows the con-
verter waveforms when 50% and 50%. The
voltage after the IPT swings between zero and the half input
voltage when 50%, while it swings between the half
and the full input voltage when 50%. The three voltage
levels and the frequency doubling effect can be seen in wave-
form in both cases. In each case, the transformer primary
voltage waveform is shown. The peak MOSFET voltage in the
boost cell is slightly greater than twice the average voltage sup-
plied by the buck converter. This voltage doubling is an inherent
feature of the boost cell.
The boost cell employs the integrated magnetics, the pas-
sive non-dissipative snubbers and the silicon carbide rectifiers
to achieve a converter design with the minimized size and loss.
The detailed discussion of these important features is provided
below.
A. Magnetic Core Size Reduction
Magnetic integration, which merges more than one discrete
magnetic components into a single core configuration, assists in
reducing the size of the switched mode power converters [24],
Fig. 5. Integrated transformer and inductors. (a) Top-view. (b) Magnetic cir-
cuit. (c) Electrical circuit.
[25]. Application of the KVL in the primary side of the two-
inductor boost cell in Fig. 3 yields
(5)
where , and are, respectively, the voltages across
the transformer primary, the inductors and . Applying
Faraday’s Law, respectively, to the windings of the two induc-
tors and the transformer primary gives
(6)
where and are, respectively, the number of turns and the
derivative of the flux in the transformer primary winding,
and are, respectively, the number of turns and the derivative
of the flux in the inductor winding and and are,
respectively, the number of turns and the derivative of the flux
in the inductor winding. If , (6) can be
simplified to (7), which allows the magnetic integration to be
carried out
(7)
Three cores for the two inductors and the transformer can be
integrated if a three-limb core structure is selected and the in-
dividual windings are configured in a way such that the rela-
tionship between the individual fluxes given in (7) is fulfilled.
An ETD core with equal air gaps in both of the two outer limbs
is used. A top-view diagram of the winding construction, the
equivalent magnetic circuit and the equivalent electrical circuit
are shown in Fig. 5.
In Fig. 5, , and are respectively the reluctances of
the air gap in the outer core limb, the centre core limb and the
lumped sum reluctance of the sections of the outer core limb
other than the air gap. Fluxes and are respectively
the instantaneous fluxes in three core limbs and correspond to
, and in (7). , and are, respectively,
the magnetomotive forces of the two inductor windings and the
transformer winding. In Fig. 5(a), the windings between termi-
nals 1 and 2 form the inductor , those between terminals 1 and
3 form the inductor , those between terminals 2 and 3 form
the transformer primary and those between terminals 4 and
5 form the transformer secondary. The transformer primary
and the two inductor windings have the same number of turns.
As , the equivalent electrical circuit in Fig. 5(c) is ob-
tained by applying the duality principle to the magnetic circuit
shown in Fig. 5(b) and rescaling the circuit parameters [26]. It
can be clearly seen that the two input inductances are inversely
proportional to the reluctance of the air gap in the outer core
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Fig. 6. Magnetic circuit when Q is on and Q is off.
limb and the magnetising inductance is inversely proportional
to that of the centre core limb. The air gaps in the outer core
limbs are used to store energy as required by the discrete in-
ductor design.
In the magnetic design, the peak and ac flux densities are
also two important parameters in the core saturation and loss
analysis. According to (2) and (3), the input voltage of the two-
inductor boost cell follows the rectified sinusoidal waveform
therefore the flux magnitudes will vary over half cycle of the
mains or the grid. An analysis of the dc and the ac fluxes in the
individual core limbs can be made at a specific operating point.
Due to the magnetic integration, the flux distribution in the
magnetic core can be more complicated. Therefore, the dc fluxes
in the individual core limbs are discussed first. When is
on and is off, the current in the inductor flows through
the transformer primary. In this interval, the magnetic cir-
cuit shown in Fig. 5(b) can be redrawn as Fig. 6, where and
are respectively the current in the inductors and ,
and are, respectively, the current and the number of turns of
the transformer secondary and is neglected. Three inde-
pendent relationships for the instantaneous fluxes in three core




where is the instantaneous input current of the two-inductor
boost cell.
As the converter operation is half cycle symmetrical, the av-
erage transformer secondary current in the interval shown
in Fig. 6 can be represented by the average cell input current
over one high frequency cycle as
(11)
Assuming that , and are, respectively, the dc com-





As , and are also the dc components of
and over the entire high frequency switching
Fig. 7. Theoretical voltage and flux waveforms in the boost cell. (T =
(1 D )T ; T = T =2; T = (3=2 D )T ; T =
T ; T = (2   D )T ; T = 3T =2; T =
(5=2 D )T ; T = T ).
cycle, (12) to (14) are valid over the entire switching cycle
and the dc fluxes in the individual core limbs over one high
frequency cycle can be solved as
(15)
(16)
In order to analyze the ac fluxes in the individual core limbs,
the voltage waveforms in the boost cell at a fixed operating point
are shown in Fig. 7. Applying Faraday’s law to the two inductor
windings on the outer core limbs and the transformer secondary
windings on the centre core limb over the specified time dura-
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Fig. 8. Two-inductor boost converter with passive nondissipative snubbers.
Fig. 9. Equivalent snubber circuit.
From (17)–(19), the ac fluxes in the two outer core limbs over
one high frequency cycle and and that in the centre
core limb can be, respectively, calculated as
(20)
(21)
The cross section area of the outer core limb is normally made
to be half that of the centre core limb in ETD core types. If
and are, respectively, the cross section areas of the outer and
centre core limbs, (22) can be obtained
(22)
From (15), (16), and (20) –(22), the peak flux density in each
core limb over one high frequency cycle can be calculated as
(23)
(24)
The flux waveforms are also shown in Fig. 7. It can be seen
that the dc fluxes in the two outer core limbs are cancelled while
the ac fluxes are added together in the centre core limb.
To check for the possibility of core saturation, the above anal-
ysis can be performed at mains peak voltage which will cor-
respond to the peak of the input voltage . From a thermal
performance and loss viewpoint it is appropriate to perform the
above analysis at an “averaged” value of the input voltage .
Many ferrites will have a loss that will vary as the square of the
peak to peak flux excursion. In this case the root mean square
average of the input voltage would give a representative loss
estimate.
B. Passive Non-Dissipative Snubbers
In the operation of the hard-switched two-inductor boost con-
verter, the transformer leakage inductance is an adverse factor
and causes switch over voltage at the MOSFET turn-off. In order
to utilize MOSFETs with low voltage ratings or recover the as-
sociated loss terms, voltage clamping or snubber circuits must
be used. A nondissipative snubber, which does not require ad-
ditional control circuit, has been previously introduced with the
two-inductor boost converter [14]. The snubber circuit in [14]
uses two snubber inductors, two snubber capacitors and four
diodes. Fig. 8 shows the converter with a variation of the pas-
sive nondissipative snubber, where one less snubber inductor is
required. Space-saving is possible as the inductors are generally
bigger than the capacitors and the diodes.
As the input voltage and current to the boost cell follow the
rectified sinusoidal waveforms, the peak switch voltage varies.
The snubber circuit is therefore only active when the buck stage
duty ratio is relatively high. This avoids the energy circulation
in the snubber circuit under lower buck stage duty ratios, which
could potentially cause additional power losses due to the para-
sitic effects.
The snubber circuit can be analyzed using the equivalent cir-
cuit in Fig. 9. The current source models the inductor or
. The MOSFET or output capacitance is
. The snubber capacitance is
. The transformer leakage inductance is . The voltage
source is the capacitor or voltage reflected to the trans-
former primary and the diode corresponds to the diode
or in the voltage-doubler rectifier. The arrangement for
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Fig. 10. Eight possible states in the snubber circuit.
TABLE I
SNUBBER CIRCUIT STATES FOR THREE SNUBBER OPERATION MODES
and in Fig. 9 assumes a positive current as illustrated and
their polarities reverse when becomes negative.
If is defined as the initial voltage across the snubber
capacitor before turns off or that across the snubber
capacitor before turns off, it can be established that
0. The snubber circuit can operate in three ac-
tive modes when 0 and one inactive mode when
0. As the buck stage duty ratio varies to follow the low
frequency mains sinusoidal cycle the relationship between the
input voltage applied to the boost cell and the source voltage
changes. The magnitude of determines the snubber ca-
pacitor voltage at the end of the snubber operation cycle, which
is also the corresponding initial snubber capacitor voltage
in the following snubber operation cycle. When the buck stage
duty ratio is large enough to cause to reach at the end
of the snubber operation cycle, the snubber circuit is involved in
the converter operation instantaneously after the MOSFET
or turns off. In this case, the snubber circuit operates in Mode
1. When the buck stage duty ratio becomes smaller, the magni-
tude of decreases at the end of the snubber operation cycle
and . In this case, the snubber circuit is involved in
the converter operation some time after the MOSFET or
turns off but before the MOSFET output capacitance resonates
with the transformer leakage inductance and the snubber circuit
operates in Mode 2. When the buck stage duty ratio drops fur-
ther, and magnitude of is lower than that in
Mode 2. In this case, the snubber circuit is only involved in the
converter operation some time after the MOSFET output capac-
itance resonates with the transformer leakage inductance and the
snubber circuit operates in Mode 3. When the buck stage duty
ratio is small enough, the snubber circuit is inactive all the time
and 0. The border conditions in terms of the buck stage
duty ratio for each operation mode will be established after the
state analysis of the snubber circuit is performed.
Due to the circuit symmetry, only the snubber circuit for
will be analyzed here. The snubber circuit has totally eight pos-
sible states as shown in Fig. 10. The states of the snubber cir-
cuit within one boost switching period for each operation mode
are summarized in Table I. First, Mode 1 operation will be dis-
cussed in detail and the analysis of the states which do not ap-
pear in Mode 1 will be given for Modes 2 and 3 operations in
due course.
In Mode 1, turns off at 0 and the snubber circuit for
moves through totally six states as shown in Table I.
1) State (c) : The diode is forward bi-
ased and the current source linearly charges . In this state,
can be neglected as the snubber capacitance is normally
selected to be much bigger than the MOSFET output capaci-
tance. The diodes and are both reverse biased. The ini-
tial conditions are and 0. The voltage





2) State (d) : This state starts when reaches
at . Both of the diodes and are forward
biased and resonates with . The diode remains re-
verse biased. The initial conditions are and
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where is the characteristic impedance and
is the angular resonant frequency of the reso-
nant tank.
3) State (e) : This state starts when reaches
at 2 . The diode becomes reverse bi-
ased. If the damped oscillations due to the transformer leakage
inductance, the MOSFET output capacitance and the parasitic
resistance in the resonant path is negelected, the diode D re-
mains forward biased and the current source flows through
and . The diode is still reverse biased. The voltage





4) State (f) : This state starts when turns on
at . The diode remains reverse bi-
ased. The diode becomes forward biased and resonates
with . The initial conditions are






where is the characteristic impedance and
is the angular resonant frequency of the reso-
nant tank.
5) State (g) : This state is the energy
recovery state and starts when reaches at .
The diode becomes forward biased and the diode
remains forward biased. The voltage source lin-
early discharges and the energy in is returned
to E. The initial conditions are and
. The
voltage and current in the circuit are given by (28), (38), and
(40)
(41)
6) State (h) : This state starts when reaches
0 at . The snubber circuit will become
active when turns off again at except that
will be earlier involved in the operation of the snubber circuit
for when turns on.
Modes 2 and 3 snubber operations can be analyzed in the
same way. Unlike Mode 1, these two modes do not have the
energy recovery state, State ( ) in Fig. 10. The analyses of States
(a) and (b) are briefly provided below.
In state (a) when 0 , the diode is reverse biased as
and the current source linearly charges
when turns off at 0. The diodes D and are both





In state (b) when reaches and the diode
becomes forward biased at . The diode is still reverse
biased as . The diode remains reverse biased and
resonates with . The voltage and current in the circuit




where is the characteristic impedance and
1 is the angular resonant frequency of the res-
onant tank.
As mentioned earlier in the paper, the operation mode of the
snubber circuit is intrinsically determined by the buck stage duty
ratio. In order to establish the range of the buck stage duty ratios
for each operation mode, the current source and the voltage
source in Fig. 10 must first be written in terms of
(48)
(49)
where is the converter average output power over a low
frequency sinusoidal cycle.
In Mode 1, must reach before reaches 0 in State
(f) in Fig. 10. According to (36) and (37), the border condition
is
(50)
Substituting (48) and (49) to (50) and replacing with
yields
(51)
Therefore, the range of the buck stage duty ratio for the
snubber circuit to operate in Mode 1 is . If
, the snubber circuit starts to operate in Mode
2. It is also required that reaches before reaches
in State (a) in Fig. 10. According to (36), (43), and (44), the
lower border condition is
(52)
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TABLE II
THREE ACTIVE SNUBBER CIRCUIT OPERATION MODES
Fig. 11. Voltage and current waveforms in the snubber circuit. (a) Mode1. (b) Mode 2. (c) Mode 3.
Substituting (48) and (49) to (52) and replacing with
yields
(53)
Therefore the range of for the snubber circuit to op-
erate in Mode 2 is . If
, the snubber circuit starts to operate in Mode 3. It is
also required that reaches in State (b) in Fig. 10. It is ob-
vious that 0 when the snubber circuit operates at the
lower border of Mode 3. According to (47), the lower border
condition is
(54)
Substituting (40) and (41) –(46) and replacing with
yields
(55)
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Fig. 12. Prototype 100-W converter.
Therefore, the range of for the snubber circuit
to operate in Mode 3 is . If
, the snubber circuit starts to operate in the
inactive mode, where the snubber diodes remain reverse biased
all the time.
The three active snubber circuit operation modes can be sum-
marised in Table II.
The snubber capacitor and inductor are respectively designed
to be 0.1 F and 10 H. The theoretical waveforms of ,
and in three operation modes are shown in Fig. 11. The
transformer leakage inductance of 0.60 H and the MOSFET
output capacitance of 990 pF are also used in (25)–(47) to obtain
the plots. Mode 1 is characterized by the waveform with a
small voltage slope at the turn-off due to the linear charging of the
relatively large snubber capacitance. Mode 2 is characterized by
the waveform with an initial large voltage slope followed by
a small voltage slope at the turn-off due to the linear charging of
the much smaller MOSFET output capacitance first and then the
larger snubber capacitance. Mode 3 is characterized by the
waveformwithlargevoltageslopesattheturn-offalmostuntil
reaches its peak due to the linear charging of the MOSFET output
capacitance first and the resonance between the MOSFET output
capacitance and the transformer leakage inductance. Then the
resonance between the snubber capacitance and the transformer
leakage inductance only happens in a very short time before the
transformer primary current reaches .
C. Silicon Carbide Rectifier
The rectification stage of the two-inductor boost cell is con-
figured as a voltage-doubler rectifier. Silicon junction diodes at
600-V repetitive peak reverse voltage have relatively long re-
verse recovery times. The resulting switching losses can po-
tentially cause thermal runaways which may lead to the con-
verter failure. The diodes face operating conditions that are sim-
ilar to those found in other boost converter applications. If the
transformer leakage inductance is reduced to avoid over volt-
ages for the primary switches, high di/dt values result for the
output diodes. Silicon Carbide Schottky diodes have high re-
verse breakdown voltage ratings and near zero reverse recovery
time [27]. If SiC Schottky diodes are used as the rectifiers, the
power losses related to the reverse recovery can be removed and
the converter reliability can be improved.
Fig. 13. Voltage waveforms in the two-phase synchronous buck converter. (a)
D <50%. (b) D >50%.
IV. UNFOLDER
As the input of the dc–ac inverter is the rectified sinusoidal
waveform, the square-wave control can be applied and the dc–ac
inverter is reduced to an unfolder. In the unfolding stage, the
switches turn on and off under the line frequency and this avoids
high switching losses caused by PWM control. The transfer




The output voltage of the converter can be obtained by mul-
tiplying (2), (4), and (56) as
(57)
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Fig. 14. Output and input voltage waveforms in the two-inductor boost cell.
To avoid the high side drivers and the additional control cir-
cuitry for the MOSFETs, electrically isolated optical MOSFET
drivers are used to provide the gate signals. The MOSFET gate
charging current is developed from a PV source [28]. The optical
MOSFET drivers must also have an embedded active discharge
circuit to discharge the MOSFET gate capacitance to obtain fast
turn-off behaviours [29].
V. EXPERIMENTAL RESULTS
To confirm the theoretical analysis, a prototype 100-W con-
verter was built in the laboratory as shown in Fig. 12. The exper-
imental waveforms will be shown separately for the three power
conversion stages as below.
A. Buck Stage
The buck conversion stage is based upon a commercial
two-phase synchronous step-down switching regulator—Linear
Technology LTC1929 [30]. Minor modifications are required
to the normal control loop to obtain a widely variable output
voltage range. The switching elements are implemented with
surface mount MOSFETs and diodes with compact packages.
The IPT is implemented with an EFD15 core, whose effective
volume is 510 mm (0.03 cubic inches) [31]. The total Print
Circuit Board (PCB) area allocated to the buck converter is
40 mm 70 mm (1.6 in 2.8 in) and this can be reduced if
further optimisation is performed in the component selection
and the PCB design. The switching of the buck converter is
synchronized through the switching controller in the two-in-
ductor boost cell.
Fig. 13 shows the buck converter waveforms under static
dc–dc conversion tests. From top to bottom, Fig. 13(a) and (b),
respectively, shows the waveforms of and with duty
ratio lower and greater than 50%. The voltage after the
IPT swings between zero and the half input voltage or the half
and the full input voltage depending on the value of .
In both cases, the frequency of the voltage after the IPT is
twice that of voltage or .
Fig. 15. MOSFET drain source and diode voltage waveforms in the two-in-
ductor boost cell.
Fig. 16. MOSFET gate voltage and core limb flux waveforms in the two-in-
ductor boost cell.
B. Boost Stage
Fig. 14 shows the two-inductor boost converter output voltage
and the input voltage from top to bottom during sinusoidal
modulation. A three-level modulation can be clearly seen from
the waveform although the captured waveform is heavily
aliased. Small voltage spikes appear between the half sinusoidal
waveforms because all four switches in the unfolder turn off
around the zero crossing of the sinusoidal waveforms.
Fig. 15 shows the MOSFETs and drain source volt-
ages and the voltage across the SiC Schottky diode when the
converter output voltage is close to its peak. The snubber cir-
cuit controls the maximum peak switch voltage in a low fre-
quency cycle to around 50 V. This allows the MOSFETs with
drain-source breakdown voltage ratings of 55 V to be used in
the two-inductor boost cell. MOSFET forward resistances are
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TABLE III
DC AND AC FLUXES AND FLUX DENSITIES IN THE INDIVIDUAL CORE LIMBS
Fig. 17. Voltage and current waveforms in the snubber circuit. (a) Mode 1. (b) Mode 2. (c) Mode 3.
low under low voltage ratings and this minimizes the conduc-
tion losses. The SiC diode voltage waveform is relatively clean
although some high frequency oscillations exist due to the reso-
nance between the transformer leakage inductance and the diode
junction capacitance.
In this converter, a Ferroxube ETD39 core with a 0.5-mm air
gap in each of the outer core limbs is used. The cross section area
of the ETD39 centre core limb is 123 mm [32]. The number of
turns are, respectively, 23 and 98.
The dc and ac fluxes and flux densities in the individual core
limbs when 1 are given in Table III.
Fig. 16 shows the MOSFETs and gate voltage and the
ac components of the fluxes in the outer and centre core limbs
and over high frequency cycles when the converter output
voltage is close to its peak. The flux waveforms are obtained
through integrating the voltage across one search turn wound
around the corresponding core limbs. The waveforms shown in
Fig. 16 agree well with those shown in Fig. 7.
Fig. 17 shows the MOSFET drain source voltage, the
snubber diode anode voltage and the snubber inductor
current under three snubber circuit operation modes. The char-
acteristics of the individual operation modes given by Fig. 11
can be clearly observed here although the corresponding oper-
ating point in each mode in the practical converter is not exactly
the same as that in the theoretical plots. Some differences be-
tween the theoretical and the experimental waveforms lie on the
damped oscillations after the MOSFET drain source voltage
reaches its peak due to the resonance between the MOSFET
output capacitance and the transformer leakage inductance and
as well on the voltage source in the snubber equivalent circuit
shown in Fig. 11 being not a constant due to the charging of the
capacitors in the rectification stage of the boost cell.
C. Unfolding Stage
Fig. 18 shows the gate waveforms of the low frequency un-
folder switches, the output voltage and the output current
from top to bottom. In this case a resistive load is supplied
and this is adjusted to give the rated power, 100 W at 240 V ac,
which is equivalent to the nominal mains voltage.
A conversion efficiency of 92% was obtained for the three-
stage converter with the rated power. Input and output powers
were measured using the mathematical functions of a Tektronix
TDS5034 four-channel oscilloscope equipped with converter
input and output voltage and current probes. The current probes
are Tektronix TCP202. The power loss includes the losses in all
three conversion stages—the buck, the boost and the unfolding
stages. Fig. 19 shows the converter efficiencies under a range of
load conditions.
The power ratings, the efficiencies and the sizes of several
published MICs are compared in Table IV. The existing board
has dimensions of 125 mm by 200 mm (5 in by 8 in) however
no explicit attempt has been made to reduce the PCB size at
this prototype stage. If an unused area of 5100 mm (7.9 square
inches) on the prototyping PCB as shown in Fig. 12 is consid-
ered, the size of the converter proposed in this paper reduces to
125 mm by 160 mm (5 in 6.4 in) and this is certainly compa-
rable to the sizes of the other converters listed in Table IV.
VI. CONCLUSION
In this paper, a current fed two-inductor boost converter with
an unfolder is proposed for the MIC applications for grid inter-
active PV systems. The two-phase synchronous buck converter
is sinusoidally modulated and supplies rectified sinusoidal cur-
rent to the two-inductor boost cell. Therefore, the boost stage is
able to generate the rectified sinusoidal voltage on the dc link
and this eases the design of the dc–ac inversion stage to an un-
folding stage operating at the line frequency.
Some important technologies such as the multiphase con-
verter, the synchronous rectifier, the magnetic integration, the
non-dissipative snubber, the Silicon Carbide Schottky diodes
and the electrically isolated optical MOSFET drivers are em-
ployed in the converter to achieve a compact design with an
overall high efficiency.
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TABLE IV
COMPARISONS OF MIC PARAMETERS
Fig. 18. MOSFET gate voltage, output voltage and current waveforms in the
unfolder.
Fig. 19. Converter efficiencies over the load range.
Finally, some experimental waveforms are provided for a
100-W 240-V converter to validate the theoretical analysis.
The measurement through the oscilloscope shows that an effi-
ciency of 92% has been achieved for the PV module integrated
converter.
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